boundary scan , Sta, production test program, constraint development, structural test vectors, logical issues, Scan Insertion, low-power DFT architecture, MBIST, test coverage analysis, RTL, scan ATPG, Timing Concepts, DFT implementation, GLS gate level simulation, ATPG, MBIST test benches, simulation in pre post-layout environments