Search by job, company or skills
Showing 1 job
Skills:
FPGA Design, Static Timing Analysis, Synthesis, Timing Closure, systemverilog, Code coverage analysis, RTL design using Verilog