static timing analysis, VHDL, clocking resets, Timing Analysis, verification methodologies, EDA tools for synthesis, digital IC ASIC design, RTL quality tools such as Spyglass Lint CDC RDC, RTL design using Verilog, low-power design techniques, Simulation