Sta, LINT, Synthesis, cdc, DDR families, front-end flows, post-silicon bring-up and debug, micro-architecture development, Rtl Design, FV, Asynchronous interface, Dft, ASIC Design, low-power checks, Low power SoC design, Multi Clock designs

Uart, Spi, Verilog, I2c, LINT, cdc, MAS development, Sub-system design, SoC integration, ip design, Quality check flows, AMBA bus protocols, Axi, APB, RTL Coding, Medium complexity protocol, AHB, Microarchitecture