Search by job, company or skills

AI Dexian Zhaopin Guan

ASIC Engineer

Save
  • Posted a day ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Job Title: ASIC Engineer (RTL + SoC Firmware)

Experience: 5–8 Years

Location: Bangalore

Key Responsibilities

  • Design and develop RTL using Verilog/SystemVerilog for ASIC/SoC components.
  • Develop and debug SoC firmware using Embedded C/C++.
  • Work across the ASIC design flow, collaborating with RTL, firmware, and validation teams.
  • Develop, integrate, and debug high-speed interfaces such as LPDDR5/LPDDR6, PCIe, and ONFI.
  • Perform hardware bring-up, silicon debugging, and root cause analysis using lab equipment.
  • Collaborate with cross-functional teams to ensure successful silicon validation and product delivery.

Required Skills

  • 5–8 years of experience in ASIC/SoC development.
  • Strong hands-on experience in RTL Design (Verilog/SystemVerilog).
  • Experience in SoC Firmware Development using Embedded C/C++.
  • Good understanding of the ASIC Design Flow.
  • Experience with high-speed interfaces such as LPDDR5/LPDDR6, PCIe, or ONFI.
  • Hands-on experience in hardware bring-up, debugging, and validation.
  • Familiarity with scripting languages such as Python, Perl, or TCL is a plus.

Dexian as an organization:

Dexian is a global staffing, IT consulting & managed services firm with more than 35 offices worldwide. For 25 years, DEXIAN® has served global industries and in India we serve Global clients like Mastercard, JPMC, ServiceNow, UHG, VMware, CITI Bank, Morgan Stanley, Zebra Technologies, Parexel, DTCC, P&G to name a few. We have 5 ODC's for Fortune 100 Clients operating from our Chennai HQ & Bangalore office. We offer expertise in bridging or replacing legacy systems, moving an enterprise to the cloud, creating automated technology to streamline compliance, or turning raw data into actionable information.

More Info

Job Type:
Function:
Employment Type:

Job ID: 151108773

Similar Jobs

Bengaluru, India

Skills:

ShellCPerlVerilogPythonTclEDA ToolsUVM methodologysystemverilog

Bengaluru, India

Skills:

power optimization NocNetworkingCpuPerlVerilogSystem VerilogPythonTclLINTHigh-Level Synthesiscdcpower analysisPeripheral SubsystemsFormal Verification MethodologyShell-scriptingSynthesisTiming ClosureRTL CodingMicro-architecture Development

Bengaluru, India

Skills:

Hard IP integrationClock and Power distributionSTA setup convergence methodologyPower Integrity AnalysisHierarchical design implementationAutomation scripts within STA toolsTiming ClosureTiming ECO Implementation strategyFloor PlanningDebugging skills in implementation issuesASIC Physical implementationGlobal signal planningPhysical convergenceTweaker Primetime based ECO flows

Bengaluru, India

Skills:

PerlVerilogPython

Bengaluru, India

Skills:

random testing OopsPcieVerilogDebuggingSystem VerilogFPGA verificationcoverage assertionsEthernet based protocolsOtnVCS simulation flowUvmVMMAXI memory controllersadversarial testing