Principal Design Engineer

8-10 Years

Posted 23 days ago
Be among the first 10 applicants

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

The Lead Analog Design Engineer will take a Key role on the Analog and Mixed signal design team as part of a Die to Die Product Development Team.

Job Responsibilities

Design of High Speed D2D and SERDES products at industry standard data rates up on leading edge technology nodes (e.g. 3nm FinFET CMOS)
Design and development of analog/mixed signal IC circuit blocks from initial concept/specification through final verification of conformance to customer specifications
Work closely with Layout Design Engineers to design IC circuit blocks and PMA sections
Work with Technical Team Leads in the areas of circuit design and SERDES architectures
Work with global teams (US, west coast and east coast), which work in different time-zones

Job Qualifications

BEng, MEng, PhD or equivalent.
Candidate's background should include a minimum of 8 years of CMOS design experience, preferably in the area of CMOS SERDES or high-speed I/O IC design
Should have a good understanding of jitter and signal equalization techniques
Design experience in some of the following SERDES circuit blocks: Driver, Receiver, Serializer, Deserializer, Phase Interpolator, Low jitter PLL, High Speed Clock Distribution, Bias and Bandgap, Voltage Regulators
Excellent problem-solving skills, analog aptitude, good communication skills and ability to work cooperatively in a team environment
Position requires proficiency in using CAD tools for circuit simulation, layout and physical verification

Additional Skills/Preferences

Cadence tool experience is desirable and design experience at >10Gbps and in

Lab test experience as part of silicon evaluation is advantageous

We're doing work that matters. Help us solve what others can't.

More Info

Job Type:

Industry:

Function:

Employment Type:

About Company

cadence

Job ID: 151655681

Jobs by Skill - IT

Jobs by Skill - Non IT

Jobs By Industry

International Jobs

Last Updated: 28-07-2026 10:09:36 AM

Homejobs in Bengaluru / BangalorePrincipal Design Engineer

Similar Jobs

Sr Principal Design Engineer

CADENCE

12-17 yrs

Bengaluru, India

Skills:

Pi, ESD Reliability, GDDRx, Si, Analog Design, DDRx, I O Design fundamentals, Memory interface circuits, LPDDRx, PCIe Gen3 4 5 6, high-speed Serdes

Principal Design Engineer ( Layout Design )

Cadence

8-11 yrs

Bengaluru, India

Skills:

Custom layout design, High-speed IPs, Floorplan constraints, High-speed Analog Serdes, Data converters, LVS, Scripting and automation, Analog Macros, IP integration, Physical verifications, Pll, Analog layout techniques, power management, DRC, Ageing and Reliability Compliance, Full Spectrum Verifications, Electrical check

Principal Design Engineer ( Layout Design )

Cadence Design Systems (India) Pvt Ltd

8-11 yrs

Bengaluru

Skills:

Custom layout design, High-speed IPs, Floorplan constraints, High-speed Analog Serdes, Data converters, LVS, Scripting and automation, Analog Macros, IP integration, Pll, Physical verifications, Analog layout techniques, power management, DRC, Ageing and Reliability Compliance, Full Spectrum Verifications, Electrical check

Principal Design Engineer

cadence

8-10 yrs

Bengaluru, India

Skills:

Driver, Receiver, CMOS design, Physical Verification, High Speed Clock Distribution, Layout, Low jitter PLL, SERDES, Serializer, Deserializer, jitter and signal equalization techniques, Phase Interpolator, Bias and Bandgap Voltage Regulators, Circuit Simulation

Principal Engineer, ASIC Physical Design

Ayar Labs

12-14 yrs

Bengaluru, India

Skills:

static timing analysis, Python, Verilog RTL, Genus Design Compiler, scripting or programming languages, DFT methodologies, high-speed SerDes, ASIC synthesis, Asic Physical Design, physical verification DRC LVS, 3DIC implementation methodologies, Cadence Virtuoso, RTL Compiler, place-and-route Encounter Innovus ICC, Clock Tree Synthesis