
Search by job, company or skills

Job Summary:
We are looking for a talented and motivated Design Verification Engineer with minimum 6 yrs of relevant experience to join our team and play a key role in ensuring the functionality and quality of our next-generation integrated circuits (ICs). This position offers the opportunity to work on challenging projects while utilizing your expertise in verification methodologies and tools
.
Responsibilitie
ies
Qualificati
nment
Ben
Job ID: 149152757
Skills:
simvision , Shell, Vcs, Python, Tcl, Verdi, Xcelium, QuestaSim, Uvm, systemverilog
Skills:
DDR, Pcie, Ethernet, SRIO, RDMA, verification of ARM RISC-V based sub-systems or SoCs, IP or integration verification of high-speed interfaces, Design Verification, ROCE, RDMA TSO, automated flows and scripts for data exploration analysis and performance verification, 400G Mac, LRO, Congestion Control, waveform debugging tools, PSP, Simulators, SV Assertions, HBM, Formal Emulation, UVM based verification environments, RDMA over converged Ethernet
Skills:
Pcie, Ovm, Axi, AMBA, CHI, Ace, interconnect and bus protocols, cache coherency concepts, CXL, Uvm, systemverilog
Skills:
Verilog, Scripting Languages, Verification Tools, Simulators, formal verification, VHDL, Uvm
Skills:
Computer Architecture, Verilog, Uvm, systemverilog, coverage-driven verification, advanced stimulus generation
We don’t charge any money for job offers