static timing analysis, Perl, Verilog, Python, Tcl, Rtl Design, Synthesis, Dft, ATPG, systemverilog

Debugging, Scripting, RTL Coding, ECO flows, LINT, formal equivalence, cdc