arm architecture , ACE lite or CHI bus protocols, CPU architecture, Coherent and non-coherent fabric IPs and protocols, CPU Fabric DDR IO designs verification, emulation constraints, pre-silicon SoC verification, performance verification, Memory Controller PHY IPs DDR protocols, PCIe CXL Controller PHY IPs and protocols