Search by job, company or skills

AMD Ventures

FORMAL VERIFICATION ENGINEER

Save
  • Posted 2 days ago
  • Be among the first 10 applicants
Early Applicant

Job Description

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

  • FORMAL VERIFICATION ENGINEER 



The Role: Formal Verification for UMC team

As a member of the UMC Verification team, you are part of a dedicated team whose work has enabled AMD to put multiple Serve and Client SoCs to market in any given year. The UMC is part of every new AMD product being developed across Client, Server, Graphics and Semi-Custom markets. We are seeking an engineer to join the UMC team to help verify our growing product portfolio. In this role, you will analyze the scope of formal verification tasks, do formal sign-off for multiple block and set priorities for the work. We have competitive benefit packages and an award-winning culture. This is your chance to be a part of this unique team - Join us!

The Person

We are seeking a formal verification engineer with strong analytical skills that thrives in a face-paced environment. A team player with a global mindset and ability to work in a multi – site environment are keys to being successful in this role.

Key Responsibilities

When you join our verification team, you will contribute in many ways including these areas:

Work with design team to create FV test plan.

Build formal verification environment, write assertions, covers and appropriate constraints.

Create a common formal verification flow so properties and assertions can be ported to different hierarchies.

Provide Training and mentor new team members.

Preferred Experience

  • Experience with 3+ Years of complex CPU/ASIC projects, with demonstrated mastery of successful verification from test planning till tapeout
  • Hands on experience in writing SV assertions.
  • Exposure to formal methodologies and industry standard Formal tool (like VC Formal, Jasper..).
  • Knowledge of scripting using Perl, tcl or equivalent.
  • Cache coherency or industry standard AMBA protocol knowledge is a plus

Academic Credentials


Degree in Electrical Engineering, Computer architecture, or Computer Science with a focus on computer architecture is preferred.

Academic Credentials

  • Bachelors or Masters degree in computer engineering/Electrical Engineering

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's Responsible AI Policy is available here.

This posting is for an existing vacancy.





More Info

Job Type:
Employment Type:

About Company

Job ID: 151086559

Similar Jobs

Bengaluru, India

Skills:

ShellPerlPythoncomplexity reduction techniquesformal verification technologieshigh quality testplansformal testbenches

Bengaluru, India

Skills:

PythonScriptingformal verification

Bengaluru, India

Skills:

VerilogSystem Verilogmodel checkingAbstraction Modelingformal verificationConvergence StrategiesLogic Microarchitecture FundamentalsSimulation TechniquesEquivalence Checking

Bengaluru, India

Skills:

TclPythonPerlJasperGoldVC FormalQuesta Formalformal verification methodologies

Bengaluru, India

Skills:

TclPerlJasperGolddigital design conceptsQuestaVC Formalsystemverilogdebugging complex design bugsconvergence techniquesformal coverage metricsRTL coding in VerilogFormal OneSpinformal verificationformal property specification