Search Jobs
Search by job, company or skills
Search by job, company or skills
Showing 4 jobs
Skills:
SSN LBIST, MBIST insertion simulation and debug on RTL and gates netlist, Verilog Hdl, At-Speed LBIST coverage analysis, STA DFT Test mode timing constraint development and analysis, Simulators and waveform debugging tools, Scan ATPG with SSN Stuck-At, Scripting with Perl Tcl, ATE silicon debug, Simulation and debug, Scan insertion with compression, Boundary Scan insertion simulation and verification
Skills:
bist , boundary scan , DFT features, Scan Insertion, ATPG methodologies, DFT methodologies
Skills:
bist , boundary scan , DFT features, Scan Insertion, ATPG methodologies, advanced DFT techniques
Skills:
debugging low coverage, ATPG, Silicon debug on ATE, DRC Analysis, Simulation, GLS
