Jobs
Services
Career Solutions
Featured profileProfile highlighterCareer BoosterBest SellerResume WritingLinkedin Makeover
Prep
Interview Preparation
Career Advice
Please enter a job title/role/skill to search
Please enter a job title/role/skill to search
  • Fresher (< 1 year)

Search by job, company or skills

DFT Engineer
QTiMinds Private Limited

DFT Engineer

QTiMinds Private Limited
5-9 Years
₹ 8 - 16 LPA
Early Applicant
Quick Apply
  • Posted 24 days ago
  • Be among the first 20 applicants

Job Description

Job Description:

We are seeking a skilled DFT Engineer with 5-9 years of Exp with strong fundamentals and hands-on experience in test methodologies, debug, and coverage analysis.

The ideal candidate will be a collaborative team player who contributes effectively to both technical execution and team growth.

 

Key Responsibilities:

• Execute and support Design-for-Test (DFT) activities including scan insertion, ATPG, and OCC integration

• Perform DRC debug, test coverage analysis, and simulation debug across various stages of the DFT flow

• Analyze and resolve issues related to testability, fault coverage, and pattern generation

• Work with advanced DFT methodologies including SSN, IJTAG, ICL, and PDL handling

• Collaborate with cross-functional teams to ensure smooth DFT integration and issue resolution

• Contribute to continuous improvement of DFT flows, methodologies, and debug efficiency

 

Required Skills & Experience

• Strong understanding of DFT fundamentals including ATPG, scan architecture, and OCC

• Proven hands-on experience in: DRC debug / Coverage debug

• Simulation debug (various modes and scenarios)

• Exposure to SSN, IJTAG, ICL, and PDL frameworks

• Ability to analyze complex issues and provide structured debug solutions 

More Info

Job Type:
Permanent Job
Role:
Other Roles
Function:
Others
Employment Type:
Full time

Key Skills

Dft
ATPG
Scan Insertion
Jtag
Last Updated: 05-10-2026 07:21:02 AM

Similar Jobs

Design-For-Test (DFT) EngineerAccenture
A
3-5 yrs
Bengaluru, India
Skills:
Built-In Self-Test (BIST) implementation, Design for Testability (DFT), boundary scan standards, scan chain insertion and optimization techniques, silicon debug and failure analysis processes
Principal DFT Engineer ( Scan / ATPG)Ampere
6-8 yrs
Bengaluru, India
Skills:
SSN LBIST, MBIST insertion simulation and debug on RTL and gates netlist, Verilog Hdl, At-Speed LBIST coverage analysis, STA DFT Test mode timing constraint development and analysis, Simulators and waveform debugging tools, Scan ATPG with SSN Stuck-At, Scripting with Perl Tcl, ATE silicon debug, Simulation and debug, Scan insertion with compression, Boundary Scan insertion simulation and verification
Senior DFT EngineerL&T Technology Services
L
5-7 yrs
Bengaluru, India
Skills:
Scan Compression Techniques, Fault Models, DFT Tools, Sign-Off, Scripting Automation, DFT Implementation, Boundary Scan IEEE 1149.1, Test Coverage Optimization, Post-Silicon Validation
DFT EngineerMirafra Technologies
4-10 yrs
Bengaluru, India
Skills:
test case generation , perl, Vcs, shell scripting, Awk, Design Compiler, Verdi, Fusion Compiler, BIRA, Tessent MBIST, TMBIST tool, NCSim, ATPG Coverage Improvement, Debugging Simulation Mismatches, MBIST Implementation, Tessent, Stuck-AT At-Speed Pattern Generation, Scan DRC fixing, TetraMax Tool, BISR, Modelsim, ATPG MBIST TestBench Validation, Scan Insertion
Sr. DFT - EngineerSEMI FIVE
2-8 yrs
Bengaluru, India
Skills:
boundary scan , Perl, Python, Sta, Scan Insertion, SDC constraints, MBIST, Physical design flows, Verification, Rtl Design, SpyGlass DFT rules, Synthesis, JTAG protocols, ATPG pattern generation, Hierarchical DFT