Search by job, company or skills

DFT Engineer

DFT Engineer

Qualcomm
2-5 Years
Not Disclosed
Early Applicant
  • Posted 4 days ago
  • Be among the first 10 applicants

Job Description

Company

Qualcomm India Private Limited

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

  • Good communication skills
  • Experience in RTL/GLS verification at SOC.
  • Good in Verilog/SV and familiarity with basic concepts of UVM and C-based test case bring up.
  • Experience in Python/Perl or any other scripting tools.
  • Knowledge in GLS/SDF debugs and problem solving.
  • Knowledge in JTAG protocols and Boundary Scan architecture Verification.
  • Knowledge in ARM based SOC architecture.
  • Knowledge in Bus protocols (AHB, AXI, APB), Serial protocols (I2C, SPI, UART) and Peripherals(USB2/3, PCIE, UFS) PHYs.
  • Debugging knowledge from Assertions/waveform dumps.

Minimum Qualifications


  • Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

OR

Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

OR

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.

Engineer, Senior(Exp : 2-5 years) :

  • Responsible for RTL/GLS verification at SOC. Identifying issues in RTL/Netlist/Timing DBs and work with Design/PD teams.
  • Working in tools Verdi and VCS for Pre Silicon verification.
  • Vector generation and providing Post Silicon validation support to TE teams.
  • Develop C based testcases and integrate in SV UVM environment in SOC level.
  • Understand core level tests and create SOC level test plan and test cases.

Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail [Confidential Information] or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.

If you would like more information about this role, please contact Qualcomm Careers.



More Info

Job Type:
Function:
Employment Type:

Key Skills

Verdi

ARM based SOC architecture

Serial protocols (I2C

RTL GLS verification

JTAG protocols

APB)

Bus protocols (AHB

UART)

Boundary Scan architecture

About Company

Similar Jobs

6-8 yrs
Bengaluru, India
Skills:
SSN LBIST, MBIST insertion simulation and debug on RTL and gates netlist, Verilog Hdl, At-Speed LBIST coverage analysis, STA DFT Test mode timing constraint development and analysis, Simulators and waveform debugging tools, Scan ATPG with SSN Stuck-At, Scripting with Perl Tcl, ATE silicon debug, Simulation and debug, Scan insertion with compression, Boundary Scan insertion simulation and verification
4-10 yrs
Bengaluru, India
Skills:
test case generation , perl, Vcs, shell scripting, Awk, Design Compiler, Verdi, Fusion Compiler, BIRA, Tessent MBIST, TMBIST tool, NCSim, ATPG Coverage Improvement, Debugging Simulation Mismatches, MBIST Implementation, Tessent, Stuck-AT At-Speed Pattern Generation, Scan DRC fixing, TetraMax Tool, BISR, Modelsim, ATPG MBIST TestBench Validation, Scan Insertion
2-8 yrs
Bengaluru, India
Skills:
boundary scan , Perl, Python, Sta, Scan Insertion, SDC constraints, MBIST, Physical design flows, Verification, Rtl Design, SpyGlass DFT rules, Synthesis, JTAG protocols, ATPG pattern generation, Hierarchical DFT
7-9 yrs
Bengaluru, India
Skills:
Gate Level Simulations, stuck-at transition, Scan Insertion, memory repair solutions, MBIST, JTAG boundary scan, bridge path delay, DFT architecture, EDA Tools, DRC, IEEE 1149.1, ATPG pattern generation, scan chain stitching, DFT rule checks
4-8 yrs
Bengaluru, India
Skills:
Scan Insertion, ATE patterns, Test Static Timing Analysis, JTAG protocols, ATPG, Post-silicon validation and debug, BScan, P1687, Gate level simulation debugging