Search by job, company or skills

C

FPGA Design Engineer

Save
  • Posted 19 hours ago
  • Be among the first 10 applicants
Early Applicant

Job Description

Responsibilities:

  • Design and implement FPGA solutions.
  • Participate in architecture definition, implementation, and verification phases.
  • Develop detailed design specifications.
  • Develop and implement block-level RTL, perform synthesis, and achieve timing closure.
  • Collaborate with multi-functional teams including hardware, software, diagnostics, and signal integrity groups.
  • Assist in complex subsystem-level lab bring-up, integration, and unit test validation.

Required Skills and Experience:

  • Experience with Xilinx, Altera, and Microsemi FPGAs.
  • Proficiency in HDL languages: Verilog, VHDL, and SystemVerilog.
  • Hands-on experience with FPGA vendor tools such as Vivado, Quartus, and Libero.
  • Practical knowledge of Ethernet-based protocols, PCIe, AXI, memory controllers, OTN, I2C, SPI, UART, etc.
  • Familiarity with simulation flows like UVM and VMM is an added advantage.
  • Basic knowledge of Unix systems and scripting tools.
  • 5-12 years of relevant FPGA design experience.

More Info

Job Type:
Industry:
Function:
Employment Type:

About Company

Job ID: 151001481

Similar Jobs

Bengaluru, India

Skills:

FPGA DesignStatic Timing AnalysisSynthesisTiming ClosuresystemverilogCode coverage analysisRTL design using Verilog

Bengaluru, India

Skills:

memory controllers UartSpiHdl LanguagesPcieVerilogI2cUnix SystemsOtnUvmMicrosemi FPGAssystemverilogEthernet-based protocolsAxiquartusVHDLscripting toolsVivadoVMMLibero

Bengaluru

Skills:

FPGA DesignVerilogsystemverilogXilinx Vivadoaltera quartusPeripheral Protocols

Bengaluru, India

Skills:

hardware bring up TclCFPGA DesignSystem VerilogPythontest benchesRtl DesignUVM verification flowSynthesisTiming ClosureVerificationDebugSimulation

Bengaluru, India

Skills:

Fast Fourier TransformDigital Signal ProcessingVerilogSystem VerilogXilinx FPGA architecturesFPGA developmentOFDMcomplex algebraVivadoRtl Designlinear algebraAXI4 LiteAXI4 Streambaseband processing