Senior DFT Engineer
Senior DFT Engineer
smartsoc solutions pvt ltd- Posted 2 months ago
- Be among the first 10 applicants
Job Description
Hiring: DFT Engineers | Bangalore | Ahmedabad
We're looking for DFT Engineers with 5–15 years of experience to join our team.
Location: #Bangalore, #Ahmedabad
Notice Period: Immediate joiners
Key Skills:
DFT, Scan Insertion, ATPG, OCC
DRC, Coverage & Simulation Debug
SSN, IJTAG, ICL, PDL
Synopsys Memory BIST, Tetramax, SMS
If you have strong hands-on DFT experience and are available to join immediately, please share your updated resume to [Confidential Information] or tag someone who might be interested.
More Info
Job Type:
Industry:
Function:
Employment Type:
Key Skills
About Company
Skills:
Scan Compression Techniques, Fault Models, DFT Tools, Sign-Off, Scripting Automation, DFT Implementation, Boundary Scan IEEE 1149.1, Test Coverage Optimization, Post-Silicon Validation
Skills:
Gate Level Simulations, stuck-at transition, Scan Insertion, memory repair solutions, MBIST, JTAG boundary scan, bridge path delay, DFT architecture, EDA Tools, DRC, IEEE 1149.1, ATPG pattern generation, scan chain stitching, DFT rule checks
Skills:
Python, Perl, Logic Design, Uvm, Post Silicon Testing, SV, DFT Engineering, Architecture Verification, Constrained random testing, Profiling Tools, Coverage metrics
Skills:
Unix, Svn, Shell, Report Automation, Linux, Verilog, Tcl, Python, Perl, Git, Cadence Modus, MBIST, Scan compression, Scan architecture, log parsing, TestMAX, systemverilog, ATPG, DFT fundamentals, TetraMax, Synopsys DFT Compiler, LBIST, flow orchestration
Skills:
retargeting , boundary scan , DFT architecture, pattern generation validation, MBIST, EDT OCC integration, Boundary Scan JTAG, Scan Architecture, IJTAG, DFT implementation debug, scan implementation, Memory IP Test Simulations